Optimization of a High-Speed Interconnect Link Under Signal Integrity Constraints

نویسندگان

  • S. Grivet-Talocia
  • M. Bandinu
  • I. S. Stievano
  • F. Canavero
چکیده

This work presents a systematic procedure for the optimization of high-speed interconnect links under signal integrity constraints. The main goal for the optimization process is the transmission eye diagram opening. Parameterized macromodels of sensitive interconnects are employed to speed up the possibly large number of repeated transient simulations for the computation of the eye diagram required by the optimization run. In addition, passive macromodels of connectors and packages and behavioral models for drivers/receivers are used in order to reproduce with good accuracy the actual response of the link under realistic working conditions.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Robust Optimization and Reflection Gain Enhancement of Serial Link System for Signal Integrity and Power Integrity

System level signal integrity and power integrity problems for high speed serial links have been explored in this paper. An example of the USB 2.0 IP has been used in this paper, but the analysis is generic for all serial links. This paper considers signal and power integrity as effects simultaneoulsy. A model is developed to optimize the performance of high speed serial link in terms of jitter...

متن کامل

DesignCon 2006 Overcoming Signal Integrity Issues with Wideband Crosstalk Cancellation Technology

As serial data rates for enterprise and storage applications move to multi-Gb/s speeds, signal integrity management has emerged as a critical aspect of high-speed serial link design. Various signal processing techniques at the physical layer can be used to ease system design constraints while maintaining an acceptable level of signal integrity. For example, the use of equalizers to compensate f...

متن کامل

Circuit Model for Interconnect Crosstalk Noise Estimation in High Speed Integrated Circuits

At today’s speed requirements the passive and simple elements of a high speed design, the interconnects, PC boards, connectors and chip packages may contribute a significant part of the overall delay. These elements may cause glitches, resets, logic errors and other issues. As a result, signal integrity has become an increasingly significant problem in modern VLSI design. In order to deal with ...

متن کامل

Equalizing Filter Design for Crosstalk Cancellation

As interconnect line width and spacing decreases and operating clock rate increases, interconnect has become a bottleneck in developing high-speed integrated circuits, multichip modules, printed circuit boards, and systems. With small line spacing, mutual capacitance and inductance approach the level of self-capacitance and inductance, and can severely degrade signal integrity. The well-known e...

متن کامل

A new High-Speed Interconnect Crosstalk Fault Model and Compression for Test Space

Signal integrity of high-speed interconnects has significant adverse effect on the proper function and performance of VLSI. A new crosstalk fault model is presented for testing glitch and delay in this paper. This model takes odd and even mode transmission into account based on parasitic RLC elements of interconnect. It can stimulate the maximal signal integrity loss compared to maximal aggress...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2007